Confinement in two-dimensional transition metal dichalcogenides is an attractive platform for trapping single charge and spins for quantum information processing. Here, we present low temperature electron transport through etched 50-70nm MoS2 nanoribbons showing current oscillations as a function of gate voltage. On further investigations current through the device forms diamond shaped domains as a function of source-drain and gate voltage. We associate these current oscillations and diamond shaped current domains with Coulomb blockade due to single electron tunneling through a quantum dot formed in the MoS2 nanoribbon. From the size of the Coulomb diamond, we estimate the quantum dot size as small as 10-35nm. We discuss the possible 2 origins of quantum dot in our nanoribbon device and prospects to control or engineer the quantum dot in such etched MoS2 nanoribbons which can be a promising platform for spin-valley qubits in two-dimensional transition metal dichalcogenides.
INTRODUCTION
Transition metal dichalcogenides (TMDCs) monolayers are atomically thin materials which have attracted enormous interest due to its remarkable optical and electrical properties. Along with its direct bandgap, it also possesses strong spin-orbit coupling and spin-valley coupling which makes it an attractive research platform for spin based physics. Due to its naturally ultrathin layers, TMDCs form an ideal material system for confining single charge and spins for spin based quantum information processing.
Molybdenum disulfide (MoS2) is one of the most well studied material among the TMDC class. A large body of work shows that decently low resistance ohmic contacts with low Schottky barrier are achievable [1] [2] [3] [4] [5] [6] [7] . A first step towards spin based quantum information processing would be demonstration of charge and spin confinement. Signatures of conductance quantization [8, 9] and formation of single quantum dot and double quantum dot has been demonstrated in single layer MoS2 [10] [11] [12] and other TMDC materials [13] [14] [15] . These confined structures have been created using split-gate technique with top electrostatic gates using either hexagonal-boron nitride (hBN) encapsulated TMDC [8] [9] [10] [11] [13] [14] [15] or atomic layer deposition (ALD) grown gate dielectric [16] .
Typical quantum dot size achieved with such a technique is on the order of few hundreds of nanometers and require several gates to confine single quantum dot [10, 15] . A recent report claims that the effective mass measured in a single layer MoS2 [10] is higher than the theoretically predicted [16] value, implying the necessity of a stronger confinement (10-50nms) to reach few electron regime. To achieve such a strong confinement in commonly used split-gate technique requires several gates with a very small gate pitch which is quite challenging.
In this letter, we present the first low temperature transport spectroscopy measurements on single and few layer MoS2 nanoribbons (NR). We utilize an alternative approach where instead of creating a confinement by multiple top-electrostatic gates, we create a confinement by etching the MoS2 flake into a NR of width (W) = 50-70nm and length (L) = 500nm. In such a NR device, we show that at low temperature (3K) a quantum dot is formed, exhibiting clear Coulomb blockade via Coulomb oscillations and diamonds. From the shape of the Coulomb diamond, we estimate the size of the quantum dot to be ~10-35nm. Size of the quantum dot is comparable to the dimensions of the NR. Finally, we discuss the origin of the quantum dot in our NR device and ways to control and engineer the quantum dot for future work towards spin based quantum information processing.
FABRICATION
Device fabrication started by transferring mechanically exfoliated MoS2 flake on to a heavily doped silicon substrate with a 300nm SiO2 layer (figure 1a and 1d). Thickness (in terms of number of layers) of the transferred flakes were identified first by optical contrast and then by photoluminescence and Raman spectroscopy (described later) to further verify the flake thickness especially for monolayer MoS2. The silicon substrate with MoS2 flakes was then spin coated with PMMA and electron beam lithography was used to define the source and the drain contacts. Ti/Au (= 10/80 nm thick) was then evaporated to form ohmic contact with MoS2. Sufficiently large Ti/Au metal contacts (4-5 microns) overlapping the MoS2 was defined, much larger than the transfer length of electrons [17] into MoS2 layer to ensure efficient charge injection. To remove the residual resist from the MoS2 surface and further improve the contact resistance, the device was annealed in H2/Ar2 (10/90%) atmosphere at 200 o C for 2 hours. To etch out a nanoribbon (NR), PMMA was spin coated on the MoS2 and an electron beam lithography was used to define a NR pattern such that only the desired area of NR region was protected by PMMA during SF6 dry plasma exposure.
After performing the etching process, the chip was immersed in acetone to remove the PMMA which leaves a MoS2 NR between the source and drain metallic contacts ( figure 1c and 1f) . Optical characterizations were performed before fabricating the device to identify monolayer MoS2 by photoluminescence (PL) and Raman spectroscopy. Figure 1g and 1h show the room temperature photoluminescence measurement and Raman spectroscopy respectively. A 532nm
laser was used to perform PL and Raman spectroscopy. Figure 1g shows a high intensity peak centred at 670 nm suggesting the presence of a direct bandgap, a typical feature of single layer
MoS2. This value of 670nm corresponds to a bandgap of 1.8eV, in agreement with the bandgap of single layer MoS2 [18] . Single layer MoS2 was further verified by Raman spectroscopy exhibiting two characteristic A1g and E2g mode separated by ∆γ=19 cm −1 [19, 20] . Multilayer and single layer MoS2 flakes were distinguished from the PL measurements where multilayer flakes exhibited multiple emission peaks with significantly weaker PL intensities.
Electrical measurements presented in this letter were performed by measuring the two-point source-drain current (Id) as a function of source -drain voltage (V) and global backgate voltage (Vbg). Room temperature and 77K electrical characterisation of the devices were performed on a Janis probe station under vacuum (10 -4 mTorr) whereas low temperature measurements were performed in a Janis cryostat at 3K.
RESULTS
In this letter, we present data measured on two devices: one on a single layer MoS2 (D1, figure 2) and another on few layer MoS2 (D2, figure 3 ) NR transistor. 
Figure 2.a) Drain current (Id) vs Vbg at V=100mV for unetched MoS2 flake at room temperature (•), etched NR at room temperature (∆) and etched NR at T=77K (O). b) Id -V for varying Vbg from -20V to 60V at room temperature exhibiting linear Ohmic behavior. c) 2D plot of Id as a function of V and Vbg at T=3K. Current exhibits Coulomb diamonds for device D1 due to single electron tunneling through quantum dot. Inset in figure c) shows Id as a function of Vbg at fixed V=50mV and T=3K.
In addition to the shift in threshold voltage, the measured current through the NR dropped compared to unetched flake. This behaviour is expected since in a field effect transistor, channel resistance strongly depends on the width of the channel. Assuming linear dependence of Id on the width (W) of the device channel [22] , the expected current for W=50nm is 35nA, close to the measured value [50nA at Vbg=60V for V=100mV] corresponding to a total resistance of 2MΩ.
The field effect mobility extracted from the purple trace for NR at T=300K in figure 2a is 22cm 2 /V.s. This increase in mobility in NR device compared to unetched flake is observed in other reports as well [23] , but the phenomenon is not so well understood and needs further investigation which is beyond the scope of this current report. The transfer output characteristics in figure 2b shows linear Id-V behaviour at different Vbg = -20 to 60V. The increased room temperature mobility and linear transfer output measurements does not suggest a degradation of material quality at room temperature after etching the MoS2 flake into a NR device. At T=77K, the NR device pinch-off voltage shifts further to the positive backgate voltage (Vbg =40V) compared to the room temperature NR device pinch-off voltage and a decrease in current through the device is observed due to the suppression in thermally activated transport as is seen in other material systems as well [24] .
At low temperature (T=3K), Id vs Vbg (at V=50mV) exhibits oscillatory behaviour as shown in figure 2c inset. We attribute this to Coulomb oscillations due to single electron tunnelling through a quantum dot (origin of quantum dot discussed below Extending similar arguments to our MoS2 NR device, we argue for Coulomb blockade to be the origin of Id oscillations seen in figure 2c (see discussion section) . (where 0 is the permittivity of free space and r is the relative permittivity of SiO2 (r(SiO2)=3.9))
we estimate the quantum dot radius to be ~9nm. respectively with a total capacitance C=10aF and a lever arm parameter of 6meV/V. We find Ec=e 2 /C=15.9meV, which is in good agreement with the measured value in figure 3a (~15meV).
The radius of the quantum dot estimated from the total capacitance is ~36nm. 
DISCUSSION
In this section, we discuss the two possible origins of quantum dot in our NR devices and ways to minimize or engineer the quantum dot. Firstly, the quantum dot can originate from the environment of the device which includes trap states (defects) in SiO2 substrate [32] , residues from fabrication process [33] and intrinsic defects in the MoS2 lattice [34] . This results in charge localization in the MoS2 NR (figure 4a) reflected as Coulomb oscillations at low temperature. Some of these defects can be largely reduced or eliminated by encapsulating the MoS2 in hBN to minimize the influence of substrate as well as eliminate exposure to chemicals/ solvents from the fabrication process.
Secondly, the quantum dot may arise from the edge effects which includes microscopic roughness along the etched edges [35] , molecule bound to edge [36] or edge reconfiguration [37] . Our NR device design was optimized to minimize long etched edges by defining the channel between the two metallic contacts separated by L=500nm compared to other device geometry where long etched edges were formed outside the channel area [38] . In our device, etching was performed only in a small region over the channel length is to minimize long edges. One solution to minimize this effect is to chemically functionalize the channel to generate smooth edges [36] . Alternatively, if the NR edges can be passivated by ALD oxide deposition on NR, this would facilitate utilizing local gates to smooth out the charge localization and tune out the unwanted states (shown in fig.   4c ) and further confine the carriers in third dimension. In such a device with local gates, the size of the quantum dot is roughly defined by the cross-sectional overlap between the NR and metallic gate allowing a well-controlled quantum dot as shown in other material systems [39] [40] [41] . 
CONCLUSION
To conclude, we have performed the first low temperature transport spectroscopy of MoS2 NR devices. We have successfully used etching to reduce one lateral dimension in monolayer and few layer MoS2 and fabricated NRs that hosts quantum dots, as evidenced by Coulomb blockade at 3K. From our measurements, we estimate that these quantum dots have sizes below 50nm which is otherwise challenging using the split-gate technique. We demonstrate thus the possibility to employ nano-lithographic etching to achieve sub-50nm quantum dots. Future work will focus on further refinements of this technique using e.g. defect control, edge passivation by chemical functionalization or ALD oxide, etc. Additionally, by employing local gating one could produce quantum dots which are completely defined by lithography. This paves the way for spin based quantum information processing in 2D materials. 
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